Skip to content

ADDIW — opcode $C0

ADDIW Rn,w — Rn ← Rn + w (16 bits, w high byte first); ACC ← the result's high byte; carry ← carry out of bit 15

Operands Bytes Microcode steps
Rn,addr 3 43

ADDIW timing diagram

One column per microcode step. The control lines are read from the microcode image; the address bus, data bus and registers at the bottom are a model. How to read the diagrams · the instruction set

← PSHR ($BF) · All opcodes · SHL16 ($C8) →